<?xml version="1.0" encoding="UTF-8"?>

<modsCollection xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-3.xsd">
<mods version="3.3">

<genre>conference paper</genre>

<titleInfo><title>Logic gate neural networks are good for verification</title></titleInfo>

  
  
<titleInfo type="alternative">
  
  <title>PMLR</title>
</titleInfo>

<note type="publicationStatus">published</note>


<note type="qualityControlled">yes</note>

<name type="personal">
  <namePart type="given">Fabian</namePart>
  <namePart type="family">Kresse</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">faff3c84-23f6-11ef-9085-e5187b51c604</identifier></name>
<name type="personal">
  <namePart type="given">Zhengqi</namePart>
  <namePart type="family">Yu</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">20aa2ae8-f2f1-11ed-bbfa-8205053f1342</identifier></name>
<name type="personal">
  <namePart type="given">Christoph</namePart>
  <namePart type="family">Lampert</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">40C20FD2-F248-11E8-B48F-1D18A9856A87</identifier><description xsi:type="identifierDefinition" type="orcid">0000-0001-8622-7887</description></name>
<name type="personal">
  <namePart type="given">Thomas A</namePart>
  <namePart type="family">Henzinger</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">40876CD8-F248-11E8-B48F-1D18A9856A87</identifier><description xsi:type="identifierDefinition" type="orcid">0000-0002-2985-7724</description></name>







<name type="corporate">
  <namePart></namePart>
  <identifier type="local">ChLa</identifier>
  <role>
    <roleTerm type="text">department</roleTerm>
  </role>
</name>

<name type="corporate">
  <namePart></namePart>
  <identifier type="local">ToHe</identifier>
  <role>
    <roleTerm type="text">department</roleTerm>
  </role>
</name>



<name type="conference">
  <namePart>NeuS: International Conferenceon Neuro-Symbolic Systems</namePart>
</name>



<name type="corporate">
  <namePart>Vigilant Algorithmic Monitoring of Software</namePart>
  <role><roleTerm type="text">project</roleTerm></role>
</name>



<abstract lang="eng">Learning-based systems are increasingly deployed across various domains, yet the complexity of traditional neural networks poses significant challenges for formal verification. Unlike conventional neural networks, learned Logic Gate Networks (LGNs) replace multiplications with Boolean logic gates, yielding a sparse, netlist-like architecture that is inherently more amenable to symbolic verification, while still delivering promising performance. In this paper, we introduce a SAT encoding for verifying global robustness and fairness in LGNs. We evaluate our method on five benchmark datasets, including a newly constructed 5-class variant, and find that LGNs are both verification-friendly and maintain strong predictive performance.</abstract>

<relatedItem type="constituent">
  <location>
    <url displayLabel="2025_NeuS_Kresse.pdf">https://research-explorer.ista.ac.at/download/20296/20314/2025_NeuS_Kresse.pdf</url>
  </location>
  <physicalDescription><internetMediaType>application/pdf</internetMediaType></physicalDescription><accessCondition type="restrictionOnAccess">no</accessCondition>
</relatedItem>
<originInfo><publisher>ML Research Press</publisher><dateIssued encoding="w3cdtf">2025</dateIssued><place><placeTerm type="text">Philadephia, PA, United States</placeTerm></place>
</originInfo>
<language><languageTerm authority="iso639-2b" type="code">eng</languageTerm>
</language>



<relatedItem type="host"><titleInfo><title>2nd International Conferenceon Neuro-Symbolic Systems</title></titleInfo>
  <identifier type="eIssn">2640-3498</identifier>
  <identifier type="arXiv">2505.19932</identifier>
<part><detail type="volume"><number>288</number></detail>
</part>
</relatedItem>


<extension>
<bibliographicCitation>
<short>F. Kresse, E. Yu, C. Lampert, T.A. Henzinger, in:, 2nd International Conferenceon Neuro-Symbolic Systems, ML Research Press, 2025.</short>
<mla>Kresse, Fabian, et al. “Logic Gate Neural Networks Are Good for Verification.” &lt;i&gt;2nd International Conferenceon Neuro-Symbolic Systems&lt;/i&gt;, vol. 288, 26, ML Research Press, 2025.</mla>
<chicago>Kresse, Fabian, Emily Yu, Christoph Lampert, and Thomas A Henzinger. “Logic Gate Neural Networks Are Good for Verification.” In &lt;i&gt;2nd International Conferenceon Neuro-Symbolic Systems&lt;/i&gt;, Vol. 288. ML Research Press, 2025.</chicago>
<ista>Kresse F, Yu E, Lampert C, Henzinger TA. 2025. Logic gate neural networks are good for verification. 2nd International Conferenceon Neuro-Symbolic Systems. NeuS: International Conferenceon Neuro-Symbolic Systems, PMLR, vol. 288, 26.</ista>
<apa>Kresse, F., Yu, E., Lampert, C., &amp;#38; Henzinger, T. A. (2025). Logic gate neural networks are good for verification. In &lt;i&gt;2nd International Conferenceon Neuro-Symbolic Systems&lt;/i&gt; (Vol. 288). Philadephia, PA, United States: ML Research Press.</apa>
<ieee>F. Kresse, E. Yu, C. Lampert, and T. A. Henzinger, “Logic gate neural networks are good for verification,” in &lt;i&gt;2nd International Conferenceon Neuro-Symbolic Systems&lt;/i&gt;, Philadephia, PA, United States, 2025, vol. 288.</ieee>
<ama>Kresse F, Yu E, Lampert C, Henzinger TA. Logic gate neural networks are good for verification. In: &lt;i&gt;2nd International Conferenceon Neuro-Symbolic Systems&lt;/i&gt;. Vol 288. ML Research Press; 2025.</ama>
</bibliographicCitation>
</extension>
<recordInfo><recordIdentifier>20296</recordIdentifier><recordCreationDate encoding="w3cdtf">2025-09-07T22:01:34Z</recordCreationDate><recordChangeDate encoding="w3cdtf">2025-09-09T08:12:44Z</recordChangeDate>
</recordInfo>
</mods>
</modsCollection>
